Recovering Sequential Circuits from Temporary Faults: The Survival Capability of Scan-Cells
نویسنده
چکیده
The recovery technique introduced in this paper can be implemented in new designs and may allow sequential circuits to recover from many temporary faults. It is assumed that errors will be detected by other means. The memory elements of the mission circuit are implemented with standard, slightly enhanced, scan-cells that work as stand-alone, needing no external control or support.
منابع مشابه
Analysis of Two Pattern Test Cubes for Transition Path Delay Faults in Digital Circuits
A method is presented for identifying primitive path-delay faults in non-scan sequential circuits and generating robust tests for all robustly testable primitive faults. It uses the concept of sensitizing cubes introduced in an earlier paper and a new, more efficient algorithm for generating them. Sensitizing cubes of the next state and output logic are used to obtain static sensitizing vectors...
متن کاملA Model for Transient Faults in Logic Circuits
Transient (soft) faults due to particle strikes and other environmental and manufacturing effects are a frequent cause of failure in ICs. We propose a general, technology-independent model called single transient fault (STF) model to represent transient faults and errors in logic circuits. It is defined in terms of a temporary stuck-at fault and its associated circuit state. STFs can be used to...
متن کاملStudies on Design for Delay Testability and Delay Test Generation for Sequential Circuits
VLSI (Very Large Scale Integration) circuits are basic components of today’s complex digital systems. In order to realize dependable digital systems, VLSI circuits should be highly reliable. VLSI testing plays an important role in satisfying this requirement. VLSI testing is to check whether faults exist in a circuit, and it consists of two main phases: test generation and test application. In ...
متن کاملPartial Scan Using Multi-hop State Reachability Analysis I Introduction
Sequential test generators fail to yield tests for some stuck-at-faults because they are unable to reach certain states necessary for exciting/propagating these target faults. Adding scan to the circuit increases reachability of these hardto-reach and/or previously unreachable states. In this paper, we postulated that fewer scan ipops are needed to make these states reachable. The states necess...
متن کاملCombinational test generation for various classes of acyclic sequential circuits
It is known that a class of acyclic sequential circuits called balanced circuits can be tested by combinational ATPG. The first contribution of this paper is a modified and efficient combinational single fault ATPG method for any general (not necessarily balanced) acyclic circuit. Without inserting real hardware, we create a “balanced” ATPG model of the circuit in which all reconverging paths h...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002